

Fig. 2

Q ₁	02	Ω3	04	Q ₅	SynchState	RetimeState
x	0	0	1	1	1	4 44 3
1	х	0	0	1	2	5
1	1	х	0	0	3	1
0	1	1	х	0	4	2
0	0	1	1	Х	5	3

Fig. 3

SynchState	Q ₁	02	σ^3	04	Q 5	Clock Late Wrt Data
1	0	0	0	1	1	1
1	1	0	0	1	1	0
2	1	0	0	0	1	1
2	1	1	0	0	1	0
3	1	1	6	0	0	1
3	1	1	1	0	0	0
4	0	1	1	6	0	1
4	0	1	1	1	0	0
5	0	0	1	1	0	1
5	0	0	1	1	(1)	0

Fig. 4




Fig. 5




Fig. 6




Fig. 7






Fig. 8









Fig. 11











Fig. 14














Fig. 20




Fig. 21




Fig. 22






Fig. 23

DN₅ _




Fig. 24




Fig. 25




Fig. 26




Fig. 27